TWiki> ECE Web>Courses>ECE569 (2011-03-08, Main.ala)EditAttach
ECE 569 - High Performance Processors and Systems

Description: Credit 4. Instruction-level parallelism, multiple-instruction issue, branch prediction, instruction and data prefetching, novel cache and DRAM organization, high-performance interconnect, compilation issues, case studies.Same as CS 569.

Prerequisite: CS 466 or ECE 466; graduate standing.

Topics:

  • Instruction-level parallelism
  • Multiple instruction issue
  • Branch prediction
  • Cache hierarchy
  • Compilation issues
  • Prefetching
  • New DRAM organizations
  • High-performance interconnect
  • Case studies
  • State-of-the-art systems
  • Performance analysis
  • Topic revision: r2 - 2011-03-08 - 19:22:41 - Main.ala
     
    Copyright 2016 The Board of Trustees
    of the University of Illinois.webmaster@cs.uic.edu
    WISEST
    Helping Women Faculty Advance
    Funded by NSF