TWiki> ECE Web>Courses>ECE565 (2011-03-08, Main.ala)EditAttach
ECE 565 - Physical Design Automation

Description: Credit 4. Computer-aided physical design of integrated circuits; circuit partitioning and placement; floorplanning; global and detailed routing; timing optimization; general optimization tools: local search, constraint relaxation.Same as CS 565.

Prerequisite: CS 401 and (CS 466 or ECE 465)

Topics:

  • Circuit Partitioning
  • Cell Placement
  • General Optimization Techniques: Simulated Annealing, Local Search,
  • Floorplanning/Building Block Placement
  • Compaction
  • Signal Routing
  • Clock Routing
  • Timing Optimization
  • Technology Specific CAD: FPGAs
  • Design Rule Checking
  • Advanced Topics
Topic revision: r2 - 2011-03-08 - 19:21:00 - Main.ala
 
Copyright 2016 The Board of Trustees
of the University of Illinois.webmaster@cs.uic.edu
WISEST
Helping Women Faculty Advance
Funded by NSF